Abstract
Synchronize processing is a major challenge in multicore processor units. In the designing of multicore processor, as the processing unit work simultaneously, the synchronization of data, instruction and the delay encountered is to be minimized. In the effort for providing synchronous operation, delay synchronization is the main criterion. The delay encountered in bus switching, data fetching, instruction/data allocation, and resource allocation delay is a major concern. In the minimization of delay constraint in resource allocation, the mesochronous operation is suggested. In this work, an interface to mesochronous operation for multicore processor operation is proposed. The presented approach defines the delay application in multiprocessor application with delay synchronization.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Peterson JR, Wight CA, Berzins M (2013) Applying high-performance computing to petascale explosive simulations. In: International conference on computational science. Procedia Comput Sci 18:2259–2268. Elsevier
Jose BA, Patelb HD, Shuklaa SK, Talpin J-P (2009) Generating multi-threaded code from polychronous specifications. Electron Notes Theor Comput Sci
Liu J, Feld D, Xue Y, Garcke J, Soddemann T (2015) Multicore processors and graphics processing unit accelerators for parallel retrieval of aerosol optical depth from satellite data: implementation, performance, and energy efficiency. IEEE J Sel Top Appl Earth Obs Remote Sens 8(5)
Attia KM, El-Hosseini MA, Ali HA (2015) Dynamic power management techniques in multi-core architectures: a survey study. Ain Shams Eng J
Hatanaka A, Bagherzadeh N (2012) A software pipelining algorithm of streaming applications with low buffer requirements. Comput Sci Eng Electr Eng, Scientia Iranica D 19(3):627–634
Shen Z, He H, Yang X, Jia D, Sun Y (2009) Architecture design of a variable length instruction set VLIW DSP. Tsinghua Sci Technol
Sheibanyrad A, Greiner A (2006) Two efficient synchronous asynchronous converters well-suited for network on chip in GALS architectures. PATMOS
de Dinechina BD, de Massasa PG, Lagera G, Legera C, Orgogozoa B, Reyberta J, Strudel T (2013) A distributed run-time environment for the Kalray MPPAR-256 Integrated Manycore Processor. In: International conference on computational science, ICCS
Biedermann A, Huss SA (2013) A methodology for invasive programming on virtualizable embedded MPSoC architectures. In: International conference on computational science, ICCS 2013. Procedia Comput Sci 18:359–368
Lewis SJ, Ireland DG, Vanderbauwhede W (2015) Code optimisation in a nested-sampling algorithm. Nucl Instrum Methods Phys Res A 785:105–109
Yu Z, Meeuwsen MJ, Apperson RW, Sattari O, Lai M, Webb JW, Work EW, Truong D, Mohsenin T, Baas BM (2008) AsAP: an asynchronous array of simple processors. IEEE J Solid-State Circuits 43(3)
Chen Y-K, Kung SY (2008) Trend and challenge on system-on-a-chip designs. J Signal Process Syst 53(1):217–229
Vaughan JA, Millstein T (2015) Secure information flow for concurrent programs under total store order. In: Computer security foundations symposium
Pollakis A, Wetzel L, Jorg DJ, Rave W, Fettweis G, Julicher F (2014) Synchronization in networks of mutually delay coupled phase-locked loops. New J Phys
Brandstätter S, Huemer M (2014) A novel MPSoC interface and control architecture for multistandard RF transceivers. IEEE
Kasapaki E, Schoeberl M, Sorensen RB, Muller C, Goossens K, Sparso J (2015) Argo: a real-time network-on-chip architecture with an efficient GALS implementation. IEEE Trans Very Large Scale Integr (VLSI) Syst
Kataeva I, Akaike H, Fujimaki A, Yoshikawa N, Takagi N (2012) Experimental demonstration of an operand routing network prototype employing clock control and data synchronization scheme. In: Superconductivity centennial conference
Sukanya K, Laxminarayana G. Co-format instruction alignment in pipeline mesochronous operation
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sukanya, K., Laxminarayana, G. (2019). Mesochronous Operation Interface to Multicore Processor. In: Saini, H., Singh, R., Kumar, G., Rather, G., Santhi, K. (eds) Innovations in Electronics and Communication Engineering. Lecture Notes in Networks and Systems, vol 65. Springer, Singapore. https://doi.org/10.1007/978-981-13-3765-9_32
Download citation
DOI: https://doi.org/10.1007/978-981-13-3765-9_32
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-3764-2
Online ISBN: 978-981-13-3765-9
eBook Packages: EngineeringEngineering (R0)